



## 20-BIT SERIAL TO PARALLEL CONVERTER

### ■ GENERAL DESCRIPTION

The NJU3718 is a 20-bit serial to parallel converter especially apply to MPU output expander.


The effective output assignment of MPU is available as the connection between NJU3718 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.


Furthermore, the NJU3718 output the serial data from SO terminal through the shift register, therefore output bit number can increase by cascade connection.

The hysteresis input circuit realized wide noise margin and high drivability output buffer (25mA) can drive LED directly.

### ■ PACKAGE OUTLINE



NJU3718L




NJU3718G


### ■ FEATURES

- 20-Bit Serial In Parallel Out
- Cascade Connection
- Hysteresis Input      --- 0.5V typ
- Operating Voltage      ---  $5V \pm 10\%$
- Operating Frequency    --- 5MHz or more
- Output Current          --- 25mA
- C-MOS Technology
- Package Outline        --- SDIP/SOP 28

### ■ PIN CONFIGURATION



### ■ BLOCK DIAGRAM




**■ TERMINAL DESCRIPTION**

| NO. | SYMBOL          | FUNCTION                                   | NO. | SYMBOL          | FUNCTION                                   |
|-----|-----------------|--|-----|-----------------|--|
| 1   | P9              | Parallel Converts<br>Data Output Terminals | 15  | DATA            | Serial Data Input Terminal                 |
| 2   | P10             |  | 16  | CLK             | Clock Signal Input Terminal                |
| 3   | P11             |  | 17  | STB             | Strobe Signal Input Terminal               |
| 4   | P12             |  | 18  | CLR             | Clear Signal Input Terminal                |
| 5   | P13             |  | 19  | P1              | Parallel Converts<br>Data Output Terminals |
| 6   | P14             |  | 20  | P2              |  |
| 7   | V <sub>SS</sub> | GND  | 21  | V <sub>SS</sub> | GND  |
| 8   | P15             | Parallel Converts<br>Data Output Terminals | 22  | P3              | Parallel Converts<br>Data Output Terminals |
| 9   | P16             |  | 23  | P4              |  |
| 10  | P17             |  | 24  | P5              |  |
| 11  | P18             |  | 25  | P6              |  |
| 12  | P19             |  | 26  | P7              |  |
| 13  | P20             |  | 27  | P8              |  |
| 14  | S0              | Serial Data Output Terminal                | 28  | V <sub>DD</sub> | Power Supply Terminal                      |

**7**
**■ FUNCTIONAL DESCRIPTION**
**(1) Reset**

When the "L" level is input to the CLR terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

**(2) Data Transmission**

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synchronizing at rising edge of the clock signal.



When the STB terminal change to "L" level, the data in the shift register transfer to the latch.

Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.


**(3) Cascade Connection**

The serial data input from DATA terminal output from the S0 terminal through internal shift register unrelated the CLR and STB status.

Furthermore, the 4 input terminals have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

| CLK   | STB | CLR | OPERATION  |
|---|-----|-----|--|
| X   | X   | L   | All latch are reset (the data in the shift register is no change).<br>All of Parallel convert output are "L".  |
|  | H   | H   | The serial data input from DATA terminal input to the shift register.<br>In this stage, the data in the latch is no change.                              |
| L<br>H  | L   | H   | The data in the shift register transfer to the latch. And the data in the latch output from parallel output.   |
|  |     |     | The CLK input in the STB="L" and CLR="H" state, the data shift in the shift register and latched data also change in accordance with the shift register. |

Note ) X: Don't care


**■ TIMING CHART**


7

**■ ABSOLUTE MAXIMUM RATINGS**

 (  $T_a=25^{\circ}\text{C}$  )

| PARAMETER                   | SYMBOL    | RATINGS                      | UNIT               |
|-----------------------------|-----------|------------------------------|--------------------|
| Supply Voltage Range        | $V_{DD}$  | - 0.5 ~ + 7.0                | V                  |
| Input Voltage Range         | $V_i$     | $V_{SS}-0.5 \sim V_{DD}+0.5$ | V                  |
| Output Voltage Range        | $V_o$     | $V_{SS}-0.5 \sim V_{DD}+0.5$ | V                  |
| Output Current              | $I_o$     | $\pm 25$                     | mA                 |
| Power Dissipation           | $P_D$     | 700 (SDIP)<br>500 (SOP)      | mW                 |
| Operating Temperature Range | $T_{opr}$ | -25 ~ +85                    | $^{\circ}\text{C}$ |
| Storage Temperature Range   | $T_{stg}$ | -65 ~ +150                   | $^{\circ}\text{C}$ |


**DC ELECTRICAL CHARACTERISTICS**

 (V<sub>DD</sub>=4.5~5.5V, V<sub>SS</sub>=0V, T<sub>a</sub>=25°C)

| PARAMETER                 |            | SYMBOL           | CONDITION   |                                 | MIN                             | TYP             | MAX                | UNIT |    |
|---------------------------|------------|------------------|---|---------------------------------|---------------------------------|-----------------|--------------------|------|----|
| Operating Current         |            | I <sub>DD5</sub> | V <sub>IH</sub> =V <sub>DD</sub> , V <sub>IL</sub> =V <sub>SS</sub> |                                 |                                 |                 | 0.1                | mA   |    |
| Output Voltage            | High-Level | V <sub>OH</sub>  | I <sub>OH</sub> =-0.4mA   | SO Terminal                     | 4.0                             |                 | V <sub>DD</sub>    | V    |    |
|                           | Low-Level  | V <sub>OL</sub>  | I <sub>OL</sub> =+3.2mA   |                                 | V <sub>SS</sub>                 |                 | 0.4                |      |    |
| Input Voltage             | High-Level | V <sub>IH</sub>  |   |                                 | 0.7V <sub>DD</sub>              |                 | V <sub>DD</sub>    | V    |    |
|                           | Low-Level  | V <sub>IL</sub>  |   |                                 | V <sub>SS</sub>                 |                 | 0.3V <sub>DD</sub> |      |    |
| Input Leakage Current     |            | I <sub>LI</sub>  | V <sub>I</sub> =0~V <sub>DD</sub>                                   |                                 | -10                             |                 | 10                 | μA   |    |
| High-Level Output Voltage |            | V <sub>OHD</sub> | I <sub>OH</sub> =-25mA  | P1~P20<br>Terminals<br>(Note 1) | V <sub>DD</sub> -1.5            |                 | V <sub>DD</sub>    | V    |    |
|                           |            |                  | I <sub>OH</sub> =-15mA  |                                 | V <sub>DD</sub> -1.0            |                 | V <sub>DD</sub>    |      |    |
|                           |            |                  | I <sub>OH</sub> =-10mA  |                                 | V <sub>DD</sub> -0.5            |                 | V <sub>DD</sub>    |      |    |
| Low-Level Output Voltage  |            | V <sub>OLD</sub> | I <sub>OL</sub> =+25mA  |                                 | P1~P20<br>Terminals<br>(Note 1) | V <sub>SS</sub> |                    | 1.5  | V  |
|                           |            |                  | I <sub>OL</sub> =+15mA  |                                 |                                 | V <sub>SS</sub> |                    | 0.8  |    |
|                           |            |                  | I <sub>OL</sub> =+10mA  |                                 |                                 | V <sub>SS</sub> |                    | 0.4  |    |
| Output Short Current      |            | I <sub>OS</sub>  | V <sub>O</sub> =7V, V <sub>I</sub> =0V                              | SO Terminal<br>(Note 2)         |                                 |                 |                    | 10   | mA |
|                           |            |                  | V <sub>O</sub> =0V, V <sub>I</sub> =7V                              |                                 |                                 |                 |                    | -10  |    |
|                           |            | I <sub>OSD</sub> | V <sub>O</sub> =7V, V <sub>I</sub> =0V                              | P1~P20<br>Terminals<br>(Note 2) |                                 |                 |                    | 20   | mA |
|                           |            |                  | V <sub>O</sub> =0V, V <sub>I</sub> =7V                              |                                 |                                 |                 | -20                |      |    |

7

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2) V<sub>DD</sub>=7V, V<sub>SS</sub>=0V, 1 second per pin.

**SWITCHING CHARACTERISTICS**


 (V<sub>DD</sub>=4.5V~5.5V, V<sub>SS</sub>=0V, T<sub>a</sub>=-20~75°C)

| PARAMETER                | SYMBOL               | CONDITION    | MIN | TYP | MAX | UNIT |
|--------------------------|----------------------|--------------|-----|-----|-----|------|
| Set-Up Time              | t <sub>SD</sub>      | DATA - CLK   | 20  |     |     | ns   |
| Hold Time                | t <sub>HD</sub>      | CLK - DATA   | 20  |     |     | ns   |
| Set-Up Time              | t <sub>SSTB</sub>    | STB - CLK    | 30  |     |     | ns   |
| Hold Time                | t <sub>HSTB</sub>    | CLK - STB    | 30  |     |     | ns   |
| Output Delay Time        | t <sub>od O</sub>    | CLK - SO     |     |     | 70  | ns   |
|                          | t <sub>od PCK</sub>  | CLK - P1~P20 |     |     | 100 | ns   |
|                          | t <sub>od PSTB</sub> | STB - P1~P20 |     |     | 80  | ns   |
|                          | t <sub>od PCLR</sub> | CLR - P1~P20 |     |     | 80  | ns   |
| Max. Operating Frequency | f <sub>MAX</sub>     |              | 5   |     |     | MHz  |


\* ) C<sub>OUT</sub>=50pF



■ SWITCHING CHARACTERISTICS TEST WAVEFORM



7


**APPLICATION CIRCUIT (1)**

**APPLICATION CIRCUIT (2) (Combined with NJU3711)**

7

