



24-BIT SERIAL TO PARALLEL CONVERTER

■ GENERAL DESCRIPTION


The NJU3719 is a 24-bit serial to parallel converter especially apply to MPU output expander.

The effective output assignment of MPU is available as the connection between NJU3719 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.


The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

■ PACKAGE OUTLINE



NJU3719L


■ PIN CONFIGURATION



■ FEATURES

- 24-Bit Serial In Parallel Out
- Hysteresis Input --- 0.5V typ
- Operating Voltage --- 5V±10%
- Operating Frequency --- 5MHz or more
- Output Current --- 25mA
- C-MOS Technology
- Package Outline --- SDIP 30

■ BLOCK DIAGRAM




■ TERMINAL DESCRIPTION

NO.	SYMBOL	F U N C T I O N	NO.	SYMBOL	F U N C T I O N
1	P11	Parallel Converts Data Output Terminals	16	DATA	Serial Data Input Terminal
2	P12		17	CLK	Clock Signal Input Terminal
3	P13		18	$\overline{\text{STB}}$	Strobe Signal Input Terminal
4	P14		19	$\overline{\text{CLR}}$	Clear Signal Input Terminal
5	P15		20	P1	Parallel Converts Data Output Terminals
6	P16		21	P2	
7	P17		22	P3	
8	V _{SS}	GND	23	P4	
9	P18	Parallel Converts Data Output Terminals	24	P5	
10	P19		25	P6	
11	P20		26	P7	
12	P21		27	P8	
13	P22		28	P9	
14	P23		29	P10	
15	P24		30	V _{DD}	Power Supply Terminal

7

■ FUNCTIONAL DESCRIPTION
(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synchronizing at rising edge of the clock signal.


When the $\overline{\text{STB}}$ terminal change to "L" level, the data in the shift register transfer to the latch.

Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	O P E R A T I O N
X	X	L	All latch are reset (the data in the shift register is no change). All of Parallel convert output are "L".
	H	H	The serial data input from DATA terminal input to the shift register. In this stage, the data in the latch is no change.
L	L	H	The data in the shift register transfer to the latch. And the data in the latch output from parallel output.
H			
	L	H	The CLK input in the STB="L" and $\overline{\text{CLR}}$ ="H" state, the data shift in the shift register and latched data also change in accordance with the shift register.

Note) X: Don't care


■ TIMING CHART

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	V _{DD}	-0.5 ~ 7.0	V
Input Voltage Range	V _I	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage Range	V _O	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Current	I _O	±25	mA
Power Dissipation	P _o	700 (SDIP)	mW
Operating Temperature Range	T _{opr}	-25 ~ +85	°C
Storage Temperature Range	T _{stg}	-65 ~ +150	°C


■ DC ELECTRICAL CHARACTERISTICS

 (V_{DD}=4.5~5.5V, V_{SS}=0V, T_a=25°C)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Operating Current	I _{DDs}	V _{IH} =V _{DD} , V _{IL} =V _{SS}			0.1	mA
Input Voltage	High-Level	V _{IH}	0.7V _{DD}		V _{DD}	V
	Low-Level	V _{IL}	V _{SS}		0.3V _{DD}	
Input Leakage Current	I _{LI}	V _I =0~V _{DD}	-10		10	μA
High-Level Output Voltage	V _{OHD}	I _{OH} =-25mA	V _{DD} -1.5		V _{DD}	V
		I _{OH} =-15mA	V _{DD} -1.0		V _{DD}	
		I _{OH} =-10mA	V _{DD} -0.5		V _{DD}	
Low-Level Output Voltage	V _{OLD}	I _{OL} =+25mA	V _{SS}		1.5	V
		I _{OL} =+15mA	V _{SS}		0.8	
		I _{OL} =+10mA	V _{SS}		0.4	
Output Short Current	I _{OSD}	V _O =7V, V _I =0V	P1~P24 Terminals (Note 1)		20	mA
		V _O =0V, V _I =7V	P1~P24 Terminals (Note 2)		-20	

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2) V_{DD}=7V, V_{SS}=0V, 1 second per pin.

7
■ SWITCHING CHARACTERISTICS


 (V_{DD}=4.5V~5.5V, V_{SS}=0V, T_a=-20~75°C)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t _{SD}	DATA - CLK	20			ns
Hold Time	t _{HD}	CLK - DATA	20			ns
Set-Up Time	t _{SS_{STB}}	STB - CLK	30			ns
Hold Time	t _{HSTB}	CLK - STB	30			ns
Output Delay Time	t _{pd PCK}	CLK - P1~P24			100	ns
	t _{pd PSTB}	STB - P1~P24			80	ns
	t _{pd PCLR}	CLR - P1~P24			80	ns
Max. Operating Frequency	f _{MAX}		5			MHz

*) C_{OUT}=50pF



■ SWITCHING CHARACTERISTICS TEST WAVEFORM



7

■ APPLICATION CIRCUIT

